Scientific Journal

Applied Aspects of Information Technology

POWER-ORIENTED CHECKABILITY AND MONITORING OF THE CURRENT CONSUMPTION IN FPGA PROJECTS OF THE CRITICAL APPLICATIONS
Abstract:

The article is devoted to the problem of checkability of the circuits as an essential element in ensuring the functional safety of informational and control safety-related systems that monitoring objects of increased risk in the energy, transport, military, space and other industries to prevent accidents and reduce their consequences occurrence. The key role of checkability in the transformation of fault-tolerant structures used in such systems into fail-safe ones is noted. The problems of logical checkability are shown, including the problem of hidden faults, inherent for safety-related systems in the modern design of its components using matrix structures. It was proposed to supplement logical checkability with other forms, among which the most promising are power-oriented checkability, supported by the successful development of green technologies in FPGA (Field Programmable Gate Array) DOI://10.15276/aait.02.2019.2design. The problems of limited accuracy in the assessment and measurement of temperature, which manifested themselves in the development of thermal testability and thermal methods for monitoring circuits, are noted. The lower and upper power-oriented checkability of the circuits is determined by the current consumption parameter. Analytical estimates of the lower and upper checkability of the circuits by current consumption were obtained considering the peculiarities of their design on FPGA using modern CAD (Computer-Aided Design) using the example of Quartus Prime Lite 18.1. The threshold values of consumption currents in the methods of monitoring circuits for detecting faults in the chains of common signals and short-circuit faults within the framework of the lower and upper checkability are estimated, respectively. Experiments have been performed, to evaluate the lower and upper power-oriented checkability of the circuits and threshold values for the presented monitoring methods, using the example of a scalable circuit of the shifting register, designed for FPGA. The dependences of the power-oriented lower and upper checkability of the circuits on the occupancy of the FPGA chip are shown.

Authors:
Keywords
References

1. (2010). IEC 61508:2010 “Functional Safety of Electrical / Electronic / Programmable Electronic Safety-related Systems”.
2. Andrashov, A., Kharchenko, V., Siora, A., Sklyar, V., & Volkoviy, A. (2011). “A Certification of FPGA-based safety Instrumentation and Control platform in accordance with IEC 61508”, Critical Infrastructure Safety and Security, Vol. 1, Kirovograd, Ukraine, pp. 148-152.
3. Brezhnev, E. (2010). “Risk-analysis in critical informational control system based on computing with words’ models,” VII International workshop of Digital Technologies, Zilina, Slovak Republic, pp. 19-20.
4. Ivanchenko, O., Kharchenko, V., Moroz, B., Kabak, L. & Konovalenko, S. (2018). “Risk Assessment of Critical Energy Infrastructure Considering Physical and Cyber Assets: Methodology and Models,” International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, pp. 225-228.
5. (2011). “Core Knowledge on Instrumentation and Control Systems in Nuclear Power Plants”, Technical Reports, IAEA Nuclear energy series
No. NP-T-3.12, International atomic energy agency
Vienna, 141 p.
6. Kharchenko, V., Bakhmach, E., Siora, A., Sklyar, V., & Tokarev, V. (2010). “Diversity-Oriented FPGA-Based NPP I&C Systems: Safety Assessment, Development, Implementation,” 18th International Conference on Nuclear Engineering, Vol. 1, Xi’an, China, pp. 755-764, doi:10.1115/ICONE18-29754.
7. Bennets, R. G., Maunder, C. M., & Robinson, G. D. (1981). “CAMELOT: a computer-aided measure for logic testability,” IEE Proceedings
E-Computers and Digital Techniques, Vol. 128, No. 5, pp. 177-189.
8. Matrosova, A., Nikolaeva, E., Kudin, D., & Singh, V. (2013). “PDF testability of the circuits derived by special covering ROBDDs with gates”, IEEE East-West Design and Test Symposium, EWDTS, Rostov-on-Don, Russian Federation, pp.1-5.
9. Drozd, A., Kuznietsov, M., Antoshchuk, S., Martynyuk, A., Drozd, M., & Sulima, J. (2018). “Evolution of a Problem of the Hidden Faults in the Digital Components of Safety-Related Systems”, 16th IEEE East-West Design & Test Symposium, pp. 1-5, doi: 10.1109/EWDTS.2018.8524806.
10. Drozd, M., & Drozd, A. (2014). “Safety-Related Instrumentation and Control Systems and a Problem of the Hidden Faults”, The 10th International Conference on Digital Technologies 2014, Zhilina, Slovak Republic, pp. 137-140, doi: 10.1109/DT.2014.6868692.
11. Gillis, D. (2007). “The Apocalypses that Might Have Been” [Electronic resource]. – Access mode : https://www.damninteresting.com/the-apocalypses-that-might-have-been/. – Active link – 2019.03.20.
12. (2004). “U.S.-Canada Power System Outage Task Force”: Final Report on the August, 14, 2003 Black-out in the United States and Canada: Causes & Recommendations USA.
13. Pham, D. (2007). “Overview of the architecture, circuits design and physical implementation of the first-generation Cell processor”, IEEE J. Solid-State Circuits, Vol. 41, No. 8, pp. 1692-1705.
14. Drozd, J., Drozd, A., Antoshchuk, S., Kushnerov, A., & Nikul, V. (2015). “Effectiveness of Matrix and Pipeline FPGA-Based Arithmetic Components of Safety-Related Systems”, 8th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, Warsaw, Poland, pp. 785-789, doi: 10.1109/IDAACS.2015.7341410.
15. Drozd, A., Antoshchuk, S., Drozd, J., Zashcholkin, K., Drozd, M., Kuznietsov, N., Al-Dhabi, M., & Nikul, V. (2018). “Checkable FPGA Design: Energy Consumption, Throughput and Trustworthiness”, in book: Green IT Engineering: Social, Business and Industrial Applications, Studies in Systems, Decision and Control, V. Kharchenko, Y. Kondratenko, J. Kacprzyk (edits), Vol. 171, pp. 73-94. Berlin, Heidelberg: Springer International Publishing, doi: 10.1007/978-3-030-00253-4_4.
16. (2017). “Intel FPGA Integer Arithmetic IP Cores User Guide”, [Electronic resource]. – Access mode: https://www.intel.com/content/dam/www/ programmble/us/en/pdfs/literature/ug/ug_lpm_alt_
mfug.pdf. –Active link – 2019.03.20.
17. (2019). “Xilinx ISE Design Suite”, [Electronic resource]. – Access mode : https://www.xilinx.com/products/design-tools/ise-design-suite.html. – Active link – 2019.03.20.
18. Kharchenko, V., Gorbenko, A., Sklyar, V., & Phillips, C. (2013). “Green Computing and Communi-cations in Critical Application Domains: Challenges and Solutions”, 9th International Conference on Digital Technologies (DT’2013), Zhilina, Slovak Republic, pp. 191-197.
19. Palagin, A. V., Opanasenko, V. N., & Kryvyi, S. L. (2017). “Resource and Energy Optimization Oriented Development of FPGA-Based Adaptive Logical Networks for Classification Problem,” in book: Green IT Engineering: Components, Networks and Systems Implementation, V. Kharchenko, Y. Kondratenko, J. Kacprzyk (Eds.), Vol. 105, Berlin, Heidelberg: Springer International Publishing, pp. 195-218. DOI 10.1007/978-3-319-55595-9_10.
20. “Xilinx analog mixed signal solutions”, WP392 (v1.1). (2018), [Electronic resource]. – Access mode: https://www.xilinx.com/support/ documentation/white_papers/wp392-analog-mixed-signal.pdf. – Active link – 2019.03.20.
21. (2019). “Anadigm Field Programmable Analog Arrays”, [Electronic recourse]. – Access mode: https://www.anadigm.com/fpaa.asp. – Active link – 2019.03.20.
22. Székely, V., Márta, Cs., Rencz, M., Benedek, Zs., & Courtois, B. (1995). “Design for Thermal Testability (DFTT) & a CMOS Realization”, 1st Therminic Workshop, Grenoble, France.
23. Székely, V., Rencz, M., Karam, J.M., Lubaszewski, M., & Courtois, B. (1998). “Thermal Monitoring of Self-Checking Systems,” Journal of Electronic Testing, Vol. 12, Issue 1-2, pp. 81-92, doi: 10.1023/A:1008233907036.
24. (2013). “PowerPlay Power Analysis”. Quartus II Handbook Version 13.1.0. Altera Corporation, [Electronic resource]. – Access mode : http://www.altera.com/literature/hb/qts/qts_qii53013.pdf. – Active link – 2019.03.20.
25. (2017). “MAX 10 FPGA Development Kit User Guide”, [Electronic resource]. – Access mode : https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-max10m50-fpga-dev-kit.pdf. – Active link – 2019.03.20.
26. (2017). “MAX 10 FPGA Device Architecture”, [Electronic resource]. – Access mode: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_ architecture.pdf. – Active link – 2019.03.20.
27. (2018). Intel Quartus Prime Standard Edition User Guide: Getting Started, [Electronic resource]. – Access mode: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-getting-started.pdf. – Active link – 2019.03.20.
28. (2018). Intel Quartus Prime Standard Edition User Guide: Power Analysis and Optimization, [Electronic resource]. – Access mode : https://www.intel.com/content/www/us/en/programmable/documentation/xhv1529966780595.html, –Active link – 2019.03.20.

Published:
Last download:
8 Dec 2019

[ © KarelWintersky ] [ All articles ] [ All authors ]
[ © Odessa National Polytechnic University, 2018.]