Scientific Journal

Applied Aspects of Information Technology


The paper considers a problem of provision of the programmable component integrity of computer systems. First the basic stages of the programmable components life cycle are presented. The authors note that the program code modification gives the opportunity to maliciously violate its (program code) integrity. The traditional methods of integrity modification are based on the usage of monitoring hash sums. However the main disadvantage of the traditional methods is that they are not able to hide the fact of integrity monitoring execution itself. This fact cannot be hidden and becomes obvious. Even under the conditions of extra encrypting of monitoring hash sum the very existence of it demonstrates that the integrity monitoring is carried out. The paper presents a class of methods which offer the hash sum embedding into program code in the form of digital watermark. This class of methods is considered with reference to monitoring the chip FPGA (Field Programmable Gate Array) program code integrity. For embedding the features of LUT-oriented FPGA architecture are used. The monitoring digital watermark embedding is performed due to the usage of equivalent program codes conversions in a set of LUT-units included in FPGA. The peculiarities of the digital watermark embedding are as follows – such kind of embedding does not change the program code size and does not modify the chip FPGA operation. As a result of embedding it is impossible to distinguish the monitoring hash sum in the program code in an evident way. The extraction of digital watermark including hash sum can be carried out only in the presence of special steganographic key, which sets the rules of watermark location in the FPGA program code space. In the given paper a compositional method of embedding the monitoring digital watermark into the FPGA program code is offered. The method combines the features of ones providing the recovery of initial program code state and the ones (methods), which implement the embedding on the basis of syndrome decoding. The proposed method incorporates the useful features of two classes of methods mentioned above and serves to reduce the amount of equivalent conversions applied to the program code in the course of the digital watermark embedding. This demonstrates the advantage of the proposed method as compared to the base ones of the digital watermark embedding in the FPGA program code. The description and results of experimental research of the proposed method are also presented.

1. Mehta, A. (2018). “ASIC/SoC Functional Design Verification”, Publ. Springer, Cham, Switzerland.
2. Amano, H. (2018). “Principles and Structures of FPGAs”, Publ. Springer, USA, New-York.
3. Kharchenko, V., Gorbenko, A., Sklyar V., & Phillips, C. (2013). “Green Computing and Communications in Critical Application Domains: Challenges and Solutions”, In: 9th International Conference on Digital Technologies (DT2013), pp. 191-197, Zhilina, Slovak Republic.
4. Kharchenko, V., Illiashenko, O., Kovalenko, A., & Sklyar, V. (2014). Boyarchuk, A. “Security Informed Safety Assessment of NPP I&C Systems: GAP-IMECA Technique”, In: 22nd International Conference on Nuclear Engineering, pp. 1-9. Prague, Czech Republic.
5. Drozd, A., Drozd, M., & Antonyuk, V. (2015). “Features of Hidden Fault Detection in Pipeline Components of Safety-Related System”, CEUR Workshop Proceedings, Vol. 1356, pp. 476-485.
6. Drozd, A., Antoshchuk, S., Drozd, J., Zashcholkin, K., Drozd, M., Kuznietsov, M., Al-Dhabi, M., & Nikul, V. (2019). “Checkable FPGA Design: Energy Consumption, Throughput and Trustworthiness”, In: Kharchenko, V., Kondratenko, Y., Kacprzyk, J. (eds.) “Green IT Engineering: Social, Business and Industrial Applications, Studies in Systems, Decision and Control”, Vol. 171, pp. 73-94. Publ. Springer, Heidelberg, doi: 10.1007/978-3-030-00253-4_4.
7. Mukhopadhyay, D., & Chakraborty, R. (2014). “Hardware Security: Design, Threats, and Safeguards”, Publ. Chapman and CRC, USA, Boca Raton.
8. Maevsky, D., Bojko, A., Maevskaya, E., Vinakov, O., & Shapa, L. (2017). “Internet of things: Hierarhy of smart systems”, In: 9th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS), Vol. 2, pp. 821-827.
9. Andina, J. (2017). “FPGAs: Fundamentals, Advanced Features, and Applications in Industrial Electronics”, Publ. CRC Press, USA, Boca Raton.
10. Vanderbauwhede, W., & Benkrid, K. (2016). “High-performance computing using FPGAs”, Publ. Springer, USA, New-York.
11. Yang, Y., Chen, F., Zhang, X., Yu, J., & Zhang, P. (2016). “Research on the Hash Function Structures and its Application”, In: International Conference Wireless Personal Communications.
12. Drozd, A., Drozd, J., Antoshchuk, S., Nikul, V., & Al-Dhabi, M. (2016). “Objects and methods of on-line testing: Main requirements and perspectives of development”, In: IEEE East-West Design and Test Symposium, EWDTS-2016, pp. 1-9, doi: 10.1109/EWDTS.2016.7807750.
13. Stallings, W. (2017). “Cryptography and Network Security: Principles and Practice”, 7th edn. Publ. Pearson Education Limited, United Kingdom, Harlow.
14. Habli, I., Hawkins, R., & Kelly, T. (2010). “Software safety: relating software assurance and software integrity”, International Journal of Critical Computer-Based Systems 1(4), pp. 364-383.
15. Vacca, J. (2013). “Computer and information security”, 2nd edn. Publ. Morgan Kaufmann Publishers, USA, Waltham.
16. Ferguson, N., Schneier, B., & Kohno, T. (2013). “Cryptography engineering”, Publ. Wiley, USA, Hoboken.
17. Katz, J. (2010). “Digital signatures. Advances in Information Security”, Publ. Springer, USA, New York.
18. Mishra, P., Bhunia, S., & Tehranipoor, M. (2017). “Hardware IP Security and Trust”, Publ. Springer, USA, New-York.
19. Bishop, M. (2018). “Computer Security. 2nd edn.”, Publ. Addison-Wesley, USA, Boston.
20. Kleidermacher, D., & Kleidermacher, M. (2012). “Embedded Systems Security: Practical Methods for Safe and Secure Software and Systems Development”, Publ. Newnes, USA, Boston.
21. Sklavos, N., Chaves, R., Natale, G., & Regazzoni, F. (2017). “Hardware Security and Trust: Design and Deployment of Integrated Circuits in a Threatened Environment”, Publ. Springer, Switzerland, Cham.
22. Berchtold, W., Schafer, M., & Steinebach, M. (2013). “Leakage detection and tracing for databases”, In: ACM Information Hiding and Multimedia Security Workshop.
23. Ching-Nung Yang, Chia-chen Lin, & Chin-chen Chang. (2013). “Steganography and Watermarking”, Publ. Nova Science Publishers, USA New York.
24. Shih, F. (2017). “Digital Watermarking and Steganography: Fundamentals and Techniques”, 2nd edn., Publ. CRC Press, USA, Boca Raton.
25. Cox, I., Miller, M., Bloom, J., & Fridrich, J. (2008). “Digital Watermarking and Steganography”, Publ. Morgan Kaufmann Publishers, Amsterdam.
26. Arnold, M., Schmucker, M., & Wolthusen, S. (2003). “Techniques and Applications of Digital Watermarking and Content Protection”, Publ. Artech House, Boston.
27. Zashcholkin, K. V. & Ivanova, E. N. (2013). Metod steganograficheskogo skrytiya dannykh v LUT-oriyentirovannykh apparatnykh konteynerakh, [Method of steganographical hiding of information in LUT-oriented hardware containers], Electrotechnic and Computer Systems, No. 12 (88), pp. 83-90 (in Russian).
28. Zashcholkin, K. V. & Ivanova, E. N. (2014). Informatsionnaya tekhnologiya vnedreniya samovosstanavlivayushchikh tsifrovykh vodyanykh znakov v LUT-oriyentirovannyye konteynery, [Information technology of embedding self-recovery digital watermark in LUT-oriented containers], Electrotechnic and Computer Systems, No. 16 (92), pp. 78-84 (in Russian).
29. Sklyarov, V., Skliarova, I., Barkalov, A., & Titarenko, L. (2014). “Synthesis and Optimization of FPGA-Based Systems”, Publ. Springer, Berlin.
30. Barkalov, A., Titarenko, L., Zeleneva, I., & Hrushko, S. (2018). “Implementing on the field programmable gate array of combined finite state machine with counter”, In: Conference Proceedings of 2018 IEEE 9th International Conference on Dependable Systems, Services and Technologies DESSERT-2018, pp. 247-251.
31. Drozd, A., Drozd, M., & Kuznietsov, M. (2016). “Use of Natural LUT Redundancy to Improve Trustworthiness of FPGA Design”, CEUR Workshop Proceedings, Vol. 1614, pp. 322-331.
32. Drozd, A., Drozd, M., Martynyuk, O., & Kuznietsov, M. (2017). “Improving of a Circuit Checkability and Trustworthiness of Data Processing Results in LUT-based FPGA Components of Safety-Related Systems”, CEUR Workshop Proceedings, Vol. 1844, pp. 654-661.
33. Zashcholkin, K., & Ivanova, O. (2015). “The control technology of integrity and legitimacy of LUT-oriented information object usage by self-recovering digital watermark”, CEUR Workshop Proceedings, Vol. 1356, pp. 498-506.
34. Fridrich, J. (2010). “Steganography in Digital Media”, Publ. Cambridge University Press, USA, New York.
35. Bossuet, L., Torres, L. (2018). “Foundations of Hardware IP Protection”, Publ. Springer, USA, New-York.
36. Westfeld, A. (2001). “F5 – A Steganographic algorithm. High capacity despite better steganalysis”, In Proceeding of 4th International Workshop on Information Hiding, 2001, Vol. 2137, pp. 289-302.
37. Fridrich, J., Goljan, M. & Du, R. (2002). “Lossless Data Embedding – New Paradigm in Digital Watermarking”, EURASIP Journal on Advances Signal Processing, pp. 185-196.
38. Morelos-Zaragoza, R. (2006). “The art of error correcting coding, Publ. Wiley, Chichester.
39. Zashcholkin, K., & Ivanova, O. (2018). “LUT-object integrity monitoring methods based on low impact embedding of digital watermark”, In: 14th International Conference “Advanced Trends in Radioelecrtronics, Telecommunications and Computer Engineering (TCSET-2018)”, pp. 519-523.
40. Zashcholkin, K. V., Drozd, A. V., Sulima, J. J. & Ivanova, E. N. (2018). Metod formirovaniya stego-puti pri reshenii zadachi kontrolya tselostnosti programmnogo koda FPGA-bazirovannykh ustroystv, [The method for stego-path formation in solving the problem of monitoring the integrity of the program code of FPGA-based devices], Systems and Technologies, No. 1 (56), pp. 5-17 (in Russian).
41. Salomon, D., & Motta, G. (2010). “Handbook of data compression”, Publ. Springer, London.
42. (2019).“Intel Quartus” [Electronic Resource]. – Access mode: content/www/us/en/software/programmable/quartus-prime/overview. Html, Title from the screen. – Active link – 26.02.2019.
43. (2019). “Intel Cyclone FPGA series” [Electronic Resource]. – Access mode: /content/www/us/en/products/programmable/cyclone-series.html, Title from the screen. – Active link – 26.02.2019.

Last download:
5 Dec 2019

[ © KarelWintersky ] [ All articles ] [ All authors ]
[ © Odessa National Polytechnic University, 2018.]